



# UNITED STATES PATENT AND TRADEMARK OFFICE

UNITED STATES DEPARTMENT OF COMMERCE  
United States Patent and Trademark Office  
Address: COMMISSIONER FOR PATENTS  
P.O. Box 1450  
Alexandria, Virginia 22313-1450  
www.uspto.gov

APPLICATION NO.	FILING DATE	FIRST NAMED INVENTOR	ATTORNEY DOCKET NO.	CONFIRMATION NO.
-----------------	-------------	----------------------	---------------------	------------------

09/703,034

10/31/2000

Joseph R. Zbiciak

TI-30553

8913

23494

7590

01/08/2007

TEXAS INSTRUMENTS INCORPORATED

P O BOX 655474, M/S 3999

DALLAS, TX 75265

EXAMINER

DO, CHAT C

ART UNIT

PAPER NUMBER

2193

SHORTENED STATUTORY PERIOD OF RESPONSE	MAIL DATE	DELIVERY MODE
--	-----------	---------------

3 MONTHS

01/08/2007

PAPER

**Please find below and/or attached an Office communication concerning this application or proceeding.**

If NO period for reply is specified above, the maximum statutory period will apply and will expire 6 MONTHS from the mailing date of this communication.

<b>Office Action Summary</b>	<b>Application No.</b> 09/703,034	<b>Applicant(s)</b> ZBICIAK, JOSEPH R.	
	<b>Examiner</b> Chat C. Do	<b>Art Unit</b> 2193	

**-- The MAILING DATE of this communication appears on the cover sheet with the correspondence address --**

**Period for Reply**

A SHORTENED STATUTORY PERIOD FOR REPLY IS SET TO EXPIRE 3 MONTH(S) OR THIRTY (30) DAYS, WHICHEVER IS LONGER, FROM THE MAILING DATE OF THIS COMMUNICATION.

- Extensions of time may be available under the provisions of 37 CFR 1.136(a). In no event, however, may a reply be timely filed after SIX (6) MONTHS from the mailing date of this communication.
- If NO period for reply is specified above, the maximum statutory period will apply and will expire SIX (6) MONTHS from the mailing date of this communication.
- Failure to reply within the set or extended period for reply will, by statute, cause the application to become ABANDONED (35 U.S.C. § 133). Any reply received by the Office later than three months after the mailing date of this communication, even if timely filed, may reduce any earned patent term adjustment. See 37 CFR 1.704(b).

**Status**

- 1) ☒ Responsive to communication(s) filed on 08 November 2006.
- 2a) ☐ This action is **FINAL**.                      2b) ☒ This action is non-final.
- 3) ☐ Since this application is in condition for allowance except for formal matters, prosecution as to the merits is closed in accordance with the practice under *Ex parte Quayle*, 1935 C.D. 11, 453 O.G. 213.

**Disposition of Claims**

- 4) ☒ Claim(s) 1,4,5,11 and 13 is/are pending in the application.
- 4a) Of the above claim(s) \_\_\_\_\_ is/are withdrawn from consideration.
- 5) ☐ Claim(s) \_\_\_\_\_ is/are allowed.
- 6) ☒ Claim(s) 1,4,5,11 and 13 is/are rejected.
- 7) ☐ Claim(s) \_\_\_\_\_ is/are objected to.
- 8) ☐ Claim(s) \_\_\_\_\_ are subject to restriction and/or election requirement.

**Application Papers**

- 9) ☐ The specification is objected to by the Examiner.
- 10) ☐ The drawing(s) filed on \_\_\_\_\_ is/are: a) ☐ accepted or b) ☐ objected to by the Examiner.  
Applicant may not request that any objection to the drawing(s) be held in abeyance. See 37 CFR 1.85(a).  
Replacement drawing sheet(s) including the correction is required if the drawing(s) is objected to. See 37 CFR 1.121(d).
- 11) ☐ The oath or declaration is objected to by the Examiner. Note the attached Office Action or form PTO-152.

**Priority under 35 U.S.C. § 119**

- 12) ☐ Acknowledgment is made of a claim for foreign priority under 35 U.S.C. § 119(a)-(d) or (f).
- a) ☐ All    b) ☐ Some \* c) ☐ None of:
1. ☐ Certified copies of the priority documents have been received.
2. ☐ Certified copies of the priority documents have been received in Application No. \_\_\_\_\_.
3. ☐ Copies of the certified copies of the priority documents have been received in this National Stage application from the International Bureau (PCT Rule 17.2(a)).
- \* See the attached detailed Office action for a list of the certified copies not received.

**Attachment(s)**

- |  |   |
|--|---|
| 1) <input type="checkbox"/> Notice of References Cited (PTO-892)                     | 4) <input type="checkbox"/> Interview Summary (PTO-413)           |
| 2) <input type="checkbox"/> Notice of Draftsperson's Patent Drawing Review (PTO-948) | Paper No(s)/Mail Date: _____                                      |
| 3) <input type="checkbox"/> Information Disclosure Statement(s) (PTO/SB/08)          | 5) <input type="checkbox"/> Notice of Informal Patent Application |
| Paper No(s)/Mail Date: _____   | 6) <input type="checkbox"/> Other: _____                          |

### DETAILED ACTION

1. This communication is responsive to Amendment filed 11/08/2006.
2. Claims 1, 4-5, 11, and 13 are pending in this application. Claims 1 and 13 are independent claims. In Amendment, claims 2-3, 6-10, 12, and 14-24 are cancelled. This Office Action is made non-final after a RCE filed 11/08/2006.

#### *Claim Rejections - 35 USC § 101*

3. 35 U.S.C. 101 reads as follows:

Whoever invents or discovers any new and useful process, machine, manufacture, or composition of matter, or any new and useful improvement thereof, may obtain a patent therefor, subject to the conditions and requirements of this title.

4. Claims 1, 4-5, 11, and 13 are rejected under 35 U.S.C. 101 because the claimed invention is directed to non-statutory subject matter.

Claims 1, 4-5, 11, and 13 cite a method and system of performing a dot product according a mathematical algorithm. In order for claims to be statutory, claims must either include a practical/physical application or a concrete, useful, and tangible result, regardless they are implemented in hardware or software. However, claims 1, 4-5, 11, and 13 merely disclose a step of performing a dot product by combining products of input operands without disclosing a practical application or its tangible result. Therefore, claims 1, 4-5, 11, and 13 are directed to non-statutory subject matter.

***Claim Rejections - 35 USC § 103***

5. The following is a quotation of 35 U.S.C. 103(a) which forms the basis for all obviousness rejections set forth in this Office action:

(a) A patent may not be obtained though the invention is not identically disclosed or described as set forth in section 102 of this title, if the differences between the subject matter sought to be patented and the prior art are such that the subject matter as a whole would have been obvious at the time the invention was made to a person having ordinary skill in the art to which said subject matter pertains. Patentability shall not be negated by the manner in which the invention was made.

6. Claims 1, 4-5, 11, and 13 are rejected under 35 U.S.C. 103(a) as being obvious over Saishi et al. (U.S. 6,167,419) in view of Pitsianis et al. (U.S. Patent Application Publication No. 2003/00088601).

Re claim 1, Saishi et al. disclose in Figures 5-9 a method of performing a product operation with rounding and shifting in a microprocessor in response to a single rounding product instruction (e.g. abstract and columns 2-4), the method comprising the steps of: fetching a first pair of elements (e.g. Figure 5 501 and 502 as multiplier and multiplicand); forming a first product of the first pair of elements (e.g. output of 509); and rounding the combined product to form an intermediate result via an adder/subtractor circuit (e.g. 306 as adder means in Figure 3 for adding multiple subproducts from multiplication of the input operands) having a first input receiving first product, and a carry input to a mid-position receiving rounding value to form the intermediate result (e.g. 803, 806, and 807 in Figure 8 and col. 8 lines 11-63); and right shifting the intermediate result a selected amount to form a final result (e.g. Figure 8 with 809 right shift step). Saishi et al. fail to disclose the operation is dot product operation with first and second pair elements as input elements by combining the products of first and second pair of elements. However, the dot product operation is well known in the art as seen in

Pitsianis et al.'s Figures 3B and 6 wherein it discloses the fetching a first pair of elements (e.g.  $X_r$  and  $Y_i$  in 603 and 605) and a second pair of elements (e.g.  $X_i$  and  $Y_r$  in 603 and 605); forming a first product (e.g. 617) of the first pair of elements and a second product (e.g. 619) of the second pair of elements; combining (e.g. 625) the first product with the second product; form a combined product (e.g. output of 625) and rounding (e.g. 627) the combined product to form an intermediate result via an arithmetic circuit (e.g. 627) having a first input receiving said first product, a second input receiving said second product (e.g. Figures 17-18 and paragraph [0104]). Therefore, it would have been obvious to a person having ordinary skill in the art at the time the invention is made to add a dot product operation as seen in Pitsianis et al.'s invention into Saishi et al.'s invention because it would enable to efficiently compute the sum of products which would be used in many practical applications (e.g. FFT as seen in abstract and paragraphs [0002-0005]).

Re claim 4, Saishi et al. disclose in Figures 5-9 the rounding value is  $2n$  and the selected shift amount is  $n+1$  (e.g. Figure 8 wherein  $n = m$  and 805 at  $m+1$ ).

Re claim 5, Saishi et al. disclose in Figures 5-9  $n$  has a fixed value of fifteen (e.g.  $m = 15$ ).

Re claim 11, Saishi et al. disclose in Figures 5-9 the step of combining comprises adding the product of second pair of elements to the product of first pair of elements (e.g. 306).

Re claim 13, it is a system claim of claim 1. Thus, claim 13 is also rejected under the same rationale as cited in the rejection of rejected claim 1.

***Response to Arguments***

7. Applicant's arguments filed 11/08/2006 have been fully considered but they are not persuasive.

a. The applicant argues in pages 5-6 for claims 1 and 13 that neither Saishi et al. nor Pitsianis et al. teach combining two products and rounding in a single adder/subtractor circuit as recited in the claims 1 and 13.

The examiner respectfully submits that individual reference of either Saishi et al. or Pitsianis et al. does disclose the feature "combining two products and rounding in a single adder/subtractor circuit" as cited in claims 1 and 13. In the current claim language, it does not define or require that a single integrated adder is used to combine two products and round the result, but rather claims define or require an adder/subtractor circuit is used to combine two products with a rounding value/factor. The rounding process is completed by shifting to corresponding position after the adding. Given that facts, any addition means in Figures 1-5 of the primary reference by Saishi et al. clearly disclose or teach the limitations. For instant, the first addition means 406 in Figure 4 adding more than one products from the subproduct generator 404 along with the rounding value/factor 414. In addition in the secondary reference by Pitsianis et al., the claimed feature is clearly shown in Figures 17-18 wherein the adder/subtractor is either 1723/1727 and part of the 1727.

Art Unit: 2193

- b. The applicant argues in pages 6-7 for claims 1 and 13 that Saishi et al. never states that the rounding signal is input to “a carry input to a mid-position” as cited in claims 1 and 13.

The examiner respectfully agrees with the applicant that the primary reference cited by Saishi et al. never has exact wording as “a carry input to a mid-position” in the reference, BUT the context or teaching of the primary reference by Saishi et al. clearly indicates, discloses, or teaches in Figure 6-9 that the carry input as the rounding signal can be placed in the mid position as kth position of the multiplication result wherein the mid-position is the desired place of rounding position of result (e.g. kth position is the mth position which is half of 2mth position of the multiplication). The desired place of rounding position means the rounding signal/factor can be placed anywhere along the result for rounding. It does not limited to any particular position or range of rounding. Therefore, the primary reference by Saishi et al. clearly and expressively discloses in Figures 6-9 a feature of “a carry input to a mid-position” cited in claims 1 and 13 of the present application.

### ***Conclusion***

Any inquiry concerning this communication or earlier communications from the examiner should be directed to Chat C. Do whose telephone number is (571) 272-3721. The examiner can normally be reached on M => F from 7:00 AM to 5:30 PM.


Art Unit: 2193.

If attempts to reach the examiner by telephone are unsuccessful, the examiner's supervisor, Meng-Ai An can be reached on (571) 272-3756. The fax phone number for the organization where this application or proceeding is assigned is 703-872-9306.

Information regarding the status of an application may be obtained from the Patent Application Information Retrieval (PAIR) system. Status information for published applications may be obtained from either Private PAIR or Public PAIR. Status information for unpublished applications is available through Private PAIR only. For more information about the PAIR system, see <http://pair-direct.uspto.gov>. Should you have questions on access to the Private PAIR system, contact the Electronic Business Center (EBC) at 866-217-9197 (toll-free).

Chat C. Do  
Examiner  
Art Unit 2193

January 3, 2007

A handwritten signature in black ink, appearing to be 'Chat C. Do', written in a cursive style.